- 1 -

INFORMATION PROCESSING SYSTEM WITH MEMORY ELEMENT

PERFORMANCE-DEPENDENT MEMORY CONTROL

BACKGROUND OF THE INVENTION

The present invention relates to an
information processing system, and more particularly,
to an information processing system having a memory

5 controller which can control a memory unit in accord-
ance with the performance of memory elements mounted
therein.

Generally, an information processing system
employs a DRAM (Dynamic Random Access Memory) element,

10 an SRAM (Static Random Access Memory) element and so
on as memory elements which constitute a storage device
of the system. In recent years, SDRAM (Synchronous
DRAM) and SSRAM (Synchronous SRAM), which operate in
synchronism with a clock signal, are also used in wide

15 applications. Memory elements have been improved in
access speed and memory capacity in the last several
years, and their prices also vary along with the
improvements. A system such as an information process-
ing system must be designed such that it can support

20 future elements in order to maintain a long product
lifetime. For this reason, an information processing
system comprising a storage device generally has a
register for determining an operation timing in a
memory controller in order to support a plurality of

25 kinds of elements. An operation timing value is set in

the register in accordance with the type and operating
speed of a particular element, causing the memory
controller to output a control signal in accordance
with the set value. In addition, the memory controller
5   provides an extra address signal for possible expansion
of the memory capacity.

In recent years, information processing
systems tend to be required to have an increasingly
larger memory capacity, so that it is necessary to not
10   only employ the recent possible memories providing the
largest possible capacity and the highest possible
speed but mount memory elements as many as possible.
However, an information processing system comprising a
large capacity of memory has an increased number of
15   memory elements mounted therein for implementing a
large scaled memory unit, resulting in an increase
in a spatial extension on the unit and variations from
one element to another. Consequently, the information
processing system fails to exhibit the actual
20   performance and capability of the elements. As such,
an information processing system equipped with a large
number of memory elements needs to mount and control
the memory elements for accommodating the worst condi-
tions in consideration of the trade-off or compromising
25   between the performance and capacity of the mounted
memory elements.

In addition, an information processing system
equipped with a large amount of memory elements would

encounter a problem if any memory element mounted
therein fails. Failures of memory elements may be
classified into a completely intermittent fault such as
an α-ray fault, and a solid fault, i.e., a completely
5 broken memory element. However, not a few failures of
elements result from an insufficient timing margin for
a particular parameter when the system is operating at
a certain operation timing in an operating environment.
Conventionally, such failures of memory elements have
10 not been particularly identified and have been treated
as solid failures if the memory elements repetitively
fail.

Furthermore, since a high performance infor-
mation processing system equipped with a large amount
15 of memory elements requires large power consumption, a
power save mode such as a sleep mode is provided for
pausing the operation of memories when a memory unit is
not operated.

JP-A-2-234243 discloses a main storage device
20 which comprises means for identifying whether an access
is made to a main storage comprised of DRAMs having a
high speed access time or a main storage comprised of
DRAMs having a low speed access time to automatically
switch the memory access timing in a main storage
25 controller.

SUMMARY OF THE INVENTION

As described above, an information processing

system equipped with large scaled memory elements

requires a fine management for the performance of

mounted memory elements in order to ensure the

capacity, performance and reliability of the memory

5   elements. Conventionally, however, such an aspect

has not been taken into account. Specifically, the

information processing system equipped with large

scaled memory elements may experience an increase in a

spatial expansion of the memory elements in a memory

10   unit due to an increase in the number of mounted memory

elements, variations in transfer timing from one memory

element to another, increased variations in the actual

performance of the memory elements due to different

environments such as the temperature in a place in

15   which the system is installed, and a degradation of the

actual performance of the memory elements due to aging

changes and so on. However, the information processing

system does not finely manage the memory elements for

accommodating these considerations, and therefore fails

20   to sufficiently make use of the capabilities of the

memory elements.   SUMMARY OF INVENTION

It is an object of the present invention to

provide an information processing system comprising a

memory controller which is capable of self-detecting

25   positions at which memory elements are mounted, and

variations in the capacities of the memory elements,

temporary changes in environment, and a change in the

actual performance of the memory elements associated

with aging change to stably operate the memory elements at the highest possible performance without the need for shutting down the system in making a recovery of the performance.

5   It is another object of the present invention to provide an information processing system comprising a memory controller which is capable of changing a particular operation timing for a memory element which is degraded only in terms of the operation timing to

10   continue a stable operation without the need for shutting down the system and capable of temporarily reducing the operation performance of the memory elements for saving the power under the control of a program.

15   To achieve the above objects, according to one aspect of the present invention, there is provided an information processing system which comprises at least one memory unit and a memory controller, wherein the memory controller includes storing means for

20   storing changeable memory control timing information, monitoring means for monitoring an operating state of the memory unit, a register for fetching memory control timing information from the memory control timing information storing means, and control means for

25   controlling an access to the memory unit based on the memory control timing information in the register, and for changing information stored in the memory control timing information storing means based on information

from the monitoring means.

According to another aspect of the present invention, in the information processing system, the memory unit is mounted with a mixture of a plurality of groups of memory elements different in operation, wherein the storing means for storing the memory control timing information stores the memory control timing information corresponding to each of the groups of memory elements. The memory unit includes an environmental sensor for monitoring a temperature and a current, wherein the change control means updates the information stored in the storing means so as to delay an operation timing to the memory unit in response to a notification from the environmental sensor indicating that a temperature rise around the memory or a current value exceeds a reference value.

According to a further aspect of the present invention, in the foregoing system, the memory controller includes a memory fault detector circuit for detecting a fault in the groups of memory elements. When the fault detector circuit detects that a particular group of memory elements fails, the control means updates stored information corresponding to the group of memory element in the storing means so as to delay an operation timing to the memory unit.

According to a further aspect of the present invention, in the foregoing system, the memory controller includes a memory fault detector circuit for

detecting a fault in the groups of memory elements.
When the fault detector circuit detects that a
particular group of memory elements fails and that the
fault indicates degraded performance in a particular

5 operation, the control means updates stored information
corresponding to the group of memory elements in the
storing means so as to delay an operation timing to the
memory unit.

Other objects, features and advantages of the

10 present invention will become apparent from the follow-
ing description of the embodiments of the invention
taken in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram illustrating the

15 configuration of an information processing system
according to one embodiment of the present invention;

Fig. 2 is a diagram for explaining a struc-
ture for mounting groups of memories which constitute a
memory unit;

20 Fig. 3 is a table for explaining exemplary
structure of a memory timing table;

Figs. 4A and 4B are timing charts for
explaining operation timings associated with an access
to the memory unit; and

25 Figs. 5A and 5B are timing charts for
explaining operation timings associated with an access
to the memory unit.

DETAILED DESCRIPTION OF THE EMBODIMENTS

An embodiment of the present invention will hereinafter be described in detail with reference to the accompanying drawings.

5 Fig. 1 illustrates in a block diagram form the configuration of an information processing system according to an embodiment of the present invention. The information processing system illustrated in Fig. 1 comprises an instruction processor 1; a memory

10 controller 2; a memory unit 3; a request issue control circuit 21; a memory timing table 22; a memory control timing generator circuit 23; a memory control timing register 24; a memory fault accumulating counter 25; an environmental sensor 31; and groups of memories 32.

15 As can be seen in Fig. 1, the information processing system according to the embodiment of the present invention is generally divided into the instruction processor 1 for executing instructions; the memory controller 2 for controlling the memory unit 3;

20 and the memory unit 3. The memory controller 2 comprises the request issue control circuit 21 for controlling the issuance of a variety of requests including reference, update and so on, changing a memory control timing based on information from the

25 memory fault accumulating counter 25 and detection information indicative of a temperature around the memories and a current from the environmental sensor 31, and updating contents of the memory timing table

22; the memory timing table 22 for registering memory
reference timings; the memory control timing generator
circuit 23 for generating a signal for controlling
memories such as SDRAM and so on; the memory control

5   timing register 24 which is referenced by the timing
generator circuit 23 to generate a memory control
timing; and the memory fault accumulating counter 25
for accumulating information on memory errors. The
memory unit 3 includes the groups of memories 32 such

10   as DRAMs; and the environmental sensor 31 which func-
tions as a temperature/current sensor for monitoring
the temperature around the memories and the amount of
current flowing through the memories.

The groups of memories 32 can be comprised of

15   memory elements which are different in type and
operating speed from one another. For example, as
illustrated in Fig. 2, groups of memory elements
different in the operating speed are mounted at their
respective positions separate from one another. In the

20   example illustrated in Fig. 2, a group of high speed
memory elements is positioned at a mounting position A
nearest from the memory controller 2; a group of middle
speed memory elements is positioned at a mounting
position B next nearest from the memory controller 2;

25   and two groups of low speed memory elements are
positioned at mounting positions C, D furthest away
from the memory controller 2. While in the example
illustrated in Fig. 2, memory elements are divided into

four groups of memory elements and mounted at four
separate mounting positions, the number of groups into
which the memory elements are divided, and the number
of mounting positions can be arbitrarily selected.

5   Turning back to Fig. 1, the memory fault
accumulating counter 25 comprises a plurality of
accumulating counters, each of which is responsive to
fault information from the memory unit 3 to count up
the fault. In this event, each of the accumulating

10   counters counts faults for each set of a situation in
which a fault occurred and an associated group of
memory elements which has failed. For this purpose,
though not shown, the memory controller 2 is provided
therein with a fault identifying circuit for identify-

15   ing, from fault information from the memory unit 3, a
situation in which a fault occurred, for example, in
which sequence of commands the fault occurred, and for
identifying which group of memory elements failed.

            In the information processing system

20   according to the embodiment of the present invention
configured as described above, a normal memory refer-
ence request is issued from the instruction processor 1
to the request issue control circuit 21 in the memory
controller 2. The request issue control circuit 21,

25   upon receipt of the memory reference request, checks
whether a target memory has been referenced by another
request or is executing a refresh operation or the
like, and requests the memory control timing generator

circuit 23 to access the target memory if it is

available. The memory control timing generator circuit

23 outputs a control signal to a memory element such as

SDRAM, which constitutes the memory unit 3, based on a

5   parameter set in the memory control timing register 24.

Timing information included in the memory

control timing register 24 is retrieved from the memory

timing table 22 and set into the memory control

register 24 in response to an instruction from the

10   request issue control circuit 21. Alternatively, each

time the memory unit 3 is accessed, timing information

corresponding to the access may be retrieved from the

memory timing table 22 and set into the memory control

timing register 24. When memory elements mounted in

15   the memory unit 3 are SDRAMs, the timing information

includes parameters which indicates the cycle of a

clock for controlling the SDRAMs (CLK); a time period

(RCD) taken from the issuance of a command for activat-

ing the S(Synchronous)DRAMs (ACT) and sending a row

20   address to the delivery of a column address; a time

period (CL) from the receipt of the column address to

output of data from an SDRAM; a time period (FT) taken

until the data outputted from the SDRAM is routed

through a substrate on which memory elements are

25   mounted and fetched into the memory controller 2; and

so on. RD signal is a read signal.

These parameters depend on the type of

particular memory elements, and even if the memory

elements are SDRAMs, by way of example, the parameters
may also depend on the manufacturer and mounting form
of the SDRAMs. These parameters are changed in the
following sequence. First, the memory controller 2
5   detects a change in the actual performance of the
memory elements mounted in the memory unit 3, and the
memory controller 2 itself rewrites the contents of the
memory timing table 22. Alternatively, the memory
controller 2 reports the change in the actual
10 performance of the memory elements to the instruction
processor 1 which in response rewrites the contents of
the memory timing table 22.

        The change in the parameters associated with
the memory timing as described above results from a
15 variety of factors as described below. The following
description will be centered on those factors which
cause a change in the memory control timing.
Initialization of Memories

        When the groups of memory 32 in the memory
20 unit 3 are initially mounted with a mixture of memory
elements which are different from one another in
specifications such as the operating speed, as
illustrated in Fig. 2, it is necessary to set memory
timing parameters in accordance with these memory
25 elements. These parameters are set by initializing the
memory timing table 22 upon powering on the system.
Remedy to Memory Element Subjected to Fault Occurrence

        When the memory fault accumulating counter 25

detects that memory faults have occurred frequently in a particular memory element, this means a request for recovering the faults by changing the memory access timing. This is because some elements, which suffer

5 from the memory fault, could continue the operation by changing the timing. A request may be issued for saving such memory elements. A signal for such a request is generated when a count value of the memory fault accumulating counter 25 contained in the memory

10 controller 2 exceeds a previously determined threshold value, at which time the memory fault accumulating counter 25 notifies the request issue control circuit 21 to that effect.

Prevention of Occurrence of Fault due to Abnormal
15 Temperature

When a change in environment such as tempera-ture, humidity or the like occurs around the memory elements, the memory elements may experience degraded characteristics and eventually fail. In this event, it

20 is necessary to relieve the operation timing of the memory elements so that the system can wait for the recovery of the environment. A signal for such a request is generated when the environmental sensor 31 disposed on the memory unit 3 notifies the request

25 issue control circuit 21 of the request.

Operation in Power Save Mode

When the information processing system remains in a stand-by state with its operation

frequency being reduced, a request is made to relieve
the memory operation timing, i.e., extend the cycle of
the operating clock to save the power. This request is
made from the instruction processor 1 to the request
5   issue control circuit 21 in accordance with the stand-
by state.

Upon receipt of a memory timing change
request as described above, the request issue control
circuit 21 updates the memory timing table 22. This
10   update is performed in accordance with a previously
determined update rule, for example, by incrementing
previously set parameter values by several percent.

As described above, an update to the memory
timing table 22 is reflected to the memory control
15   timing register 24. The reflection of the updated
memory timing table 22 to the memory control timing
register 24 is performed under the control of the
request issue control circuit 21.

Specifically, the request issue control
20   circuit 21 confirms that the memory control timing
generator circuit 23 is not referencing the memory
control timing register 24, and issues an update grant
from the memory timing table 22 to the memory control
timing register 24. The memory control timing register
25   24, upon receipt of the update grant, receives data
from the memory timing table 22, and applies new timing
parameters to a memory reference for the next request
onward.

The memory timing table 22 is organized as
an example shown in Fig. 3. In the example shown in
Fig. 3, the memory timing table 22 registers memory
timing parameters for SDRAMs, which are different from
5   one another in speed, disposed at the four mounting
positions A - D as described in connection with Fig. 2.
The parameters are identical to the timing information
included in the memory control timing register 24, and
specifically indicates the SDRAM clock cycle (CLK); the
10   time period (RCD) taken from the issuance of a command
for activating the SDRAMs and sending a row address to
the delivery of a column address; the time period (CL)
from the receipt of the column address to output of
data from an SDRAM; and the time period (FT) taken
15   until the data outputted from the SDRAM is routed
through the substrate on which the memory elements are
mounted and fetched into the memory controller 2.

        The example shown in Fig. 3 is a simple
structure corresponded to the mounting configuration of
20   the memory groups illustrated in Fig. 2. Actually,
however, memory timing parameters are set in the memory
timing table 22, for example, for each set of a
sequence of commands which frequently cause a fault, a
group of memory elements in which the fault has
25   occurred, the type of the memory elements, and so on.

        As a memory reference request is issued from
the instruction processor 1 to the memory controller 2,
the request is accepted by the request issue control

circuit 21. The request issue control circuit 21 requests the memory control timing generator circuit 23 to initiate the memory unit 3. The memory control timing generator circuit 23 reads the contents of the

5 memory control timing register 24 in accordance with the type of the request, and outputs a control signal to the memory unit 3 at an optimal timing.

Figs. 4A, 4B and Figs. 5A, 5B are timing charts for explaining the operation timings associated

10 with an access to the memory unit 3. In the following, the operation involved in controlling the memory unit 3 in accordance with the memory timing table shown in Fig. 3 will be explained with reference to Figs. 4A, 4B and Figs. 5A, 5B.

15 Fig. 4A shows operation timings of the group of memory elements at the mounting position A, wherein a CLK signal has a cycle of 10 ns. The time period RCD from an ACT signal to an RD signal is 20 ns; CL from the RD signal to output of RAM data is 20 ns; and FT

20 from the output of the RAM data to fetch of the RAM data is 10 ns.

Fig. 4B shows operation timings of the group of memory elements at the mounting position B, wherein a CLK signal has a cycle of 10 ns. The time period RCD

25 from an ACT signal to an RD signal is 20 ns; CL from the RD signal to output of RAM data is 30 ns; and FT from the output of the RAM data to fetch of the RAM data is 10 ns.

Fig. 5A shows operation timings of the group of memory elements at the mounting position C, wherein a CLK signal has a cycle of 15 ns. The time period RCD from an ACT signal to an RD signal is 30 ns; CL from 5 the RD signal to output of RAM data is 30 ns; and FT from the output of the RAM data to fetch of the RAM data is 10 ns.

Fig. 5B shows operation timings of the group of memory elements at the mounting position D, wherein 10 a clock signal has a cycle of 15 ns. The time period RCD from an ACT signal to an RD signal is 30 ns; CL from the RD signal to output of RAM data is 45 ns; and FT from the output of the RAM data to fetch of the RAM data is 15 ns.

15 As described above, according to the embodiment of the present invention, each group of memory elements can be controlled at an optimal timing based on the positions at which groups of memory elements are mounted in the memory unit, and an operating speed of 20 each group of memory elements.

While the foregoing embodiment of the present invention has been described on the assumption that the groups of memory elements mounted in the memory unit are SDRAMs, the present invention can be applied to a 25 memory unit which is mounted with a mixture of memory elements different in specifications such as DRAM, SRAM and so on, in which case each group of memory elements can be controlled at an optimal timing based on the

position at which each group of memory elements is mounted in the memory unit, and the type of each group of memory elements.

   Further, according to the foregoing

5 embodiment of the present invention, since the timings for the groups of memory elements can be changed based on a situation in which a fault has occurred, the operation of the memory unit can be controlled so as to avoid a fault which could occur only under particular

10 conditions.

   As described above, according to the present invention, in an information processing system equipped with large scaled memory elements, a memory controller can self-detect mounting positions of groups of memory

15 elements and a change in the actual performance of the memory elements due to environmental change, aging change, and so on to stably operate the memory elements at their highest possible performance without shutting down the system.